



(19)

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 1 195 741 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
10.04.2002 Bulletin 2002/15

(51) Int Cl. 7: G09G 3/36

(21) Application number: 01123766.6

(22) Date of filing: 04.10.2001

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 06.10.2000 JP 2000308394

(71) Applicant: SHARP KABUSHIKI KAISHA
Osaka 545-8522 (JP)

(72) Inventors:
• Yanagi, Toshihiro
Taki-gun Mie 519-2157 (JP)


• Kumada, Kouji
Tenri-shi, Nara 632-0072 (JP)
• Ohta, Takashige
Yamatokoriyama-shi, Nara 639-1124 (JP)
• Mizukata, Katsuya
Shijonawate-shi, Osaka 575-0013 (JP)

(74) Representative: Müller . Hoffmann & Partner
Patentanwälte
Innere Wiener Strasse 17
81667 München (DE)

(54) Active matrix type display device and a driving method thereof

(57) In an active matrix type display device, a signal voltage is applied from a signal line driving circuit via an active element such as a TFT to display electrodes on a matrix substrate, and a common voltage is applied to a counter electrode on a facing substrate so that the common voltage is shared by respective display cells. A level of the common voltage is switched in every refresh period of a different length. Thus, it is possible to appropriately set a value of the common voltage which is a reference for specifying an effective voltage of positive polarity and an effective voltage of negative polarity according to the refresh periods. As a result, even when the refresh periods of a different length exist in a mixed manner, it is possible to equalize the effective voltage of positive polarity and the effective voltage of negative polarity so as to suppress an occurrence of a flicker.

FIG. 1



Description**FIELD OF THE INVENTION**

[0001] The present invention relates to an active matrix type display device which can improve display quality by reducing the flicker, and a driving method of the active matrix type display device.

BACKGROUND OF THE INVENTION

[0002] A liquid crystal display device which employs an active matrix driving method is known as a conventional image display device. The liquid crystal display device, as shown in FIG. 19, includes a liquid crystal panel 1, a scanning line driving circuit 2, a signal line driving circuit 3, and a buffer circuit 4.

[0003] The liquid crystal panel 1 includes a matrix substrate 11, a facing substrate 12 provided so that it faces the matrix substrate 11 in parallel, and liquid crystal (not shown) filled between the both substrates 11 and 12. There are a plurality of scanning lines G(0) to G(3) and a plurality of signal lines S(0) to S(3) which cross each other and display cells 13 provided in a matrix manner on the matrix substrate 11. Counter electrode 16 shown in FIG. 20 is provided on the facing substrate 12 so that the counter electrode 16 solely corresponds to the display cells 13. Note that, although a case where the counter electrode 16 is provided on the facing substrate 12 is shown here, there is also an IPS (In Plane Switching) structure in which the counter electrode 16 is provided on the matrix substrate 11.

[0004] The display cell 13, as shown in FIG. 20, includes a thin film transistor (hereinbelow referred to as TFT) 14 which is a switching element, and a liquid crystal capacitance CLC. A source of the TFT 14 is connected to the signal line S(i), and a gate of the TFT 14 is connected to the scanning line G(j). Signal voltages V_{sp} and V_{sn} which are outputted from the signal line driving circuit 3 to the signal line S(i) are applied as a drain voltage V_{d(i,j)} via the source and a drain of the TFT 14 to a display electrode 15 which is an electrode of the liquid crystal capacitance CLC. Further, a common voltage V_{com} which is outputted from the buffer circuit 4 shown in FIG. 19 is applied to the counter electrode 16 which is another electrode of the liquid crystal capacitance CLC.

[0005] In this way, when potential difference between the drain voltage V_{d(i,j)} and the common voltage V_{com} is applied to the liquid crystal capacitance CLC, the transmittance or the reflection ratio of the liquid crystal 17 between the both electrodes 15 and 16 are changed, so that an image which corresponds to an inputted image data is displayed on the display cells 13. Further, a charge accumulated in the liquid crystal capacitance CLC is stored in for a given period, so that an image is kept displayed in the respective display cells 13, corresponding to the holding of the charge, even when the

TFT 14 is OFF.

[0006] A method for displaying an image by scanning (applying) successively like the foregoing driving method is called a refresh method. Further, a period in which the signal voltages V_{sp} and V_{sn} are applied to the display cell 13, and further, the signal voltages V_{sp} and V_{sn} are stored by the liquid crystal capacitance CLC is called a refresh period.

[0007] In this liquid crystal display device, as shown in FIG. 21, when a gate pulse of potential differences (V_{gh} to V_{gl}) is outputted from the scanning line driving circuit 2 to the scanning line G(j) in the first refresh period T_{v1}, the TFT 14 becomes ON, so that the signal voltage V_{sp} of positive polarity which is being outputted from the signal line driving circuit 3 to the signal line S(i) in this while is applied to the display cell 13. Thereafter, the signal voltage V_{sp} is stored by the liquid crystal capacitance CLC. In the next refresh period T_{v1}, the signal voltage V_{sn} of negative polarity which is being outputted from the signal line driving circuit 3 to the signal line S(i) is applied to the display cell 13 and stored in the same manner, while the TFT 14 is ON. In the liquid crystal display device, in order to prevent deterioration of the liquid crystal due to the application of the d.c. voltage, the signal voltages V_{sp} and V_{sn} of a different polarity are applied repeatedly, so that the liquid crystal is a.c.-driven, for example, in every dot.

[0008] Further, a luminous property is specified by an effective value (effective voltage V_{rms(P1)} and V_{rms(N1)}) of a differential voltage between the signal voltages V_{sp} and V_{sn} which is stored by the liquid crystal capacitance CLC. Thus, when the effective voltage V_{rms(P1)} is not equal to the effective voltage V_{rms(N1)}, change of the luminance occurs in every refresh period, so that flicker occurs in the screen. As a result, the display quality degrades so much, and a residual DC which can bring about the deterioration of the liquid crystal is applied to the liquid crystal.

[0009] For example, in order to clear the foregoing defect, as shown in FIG. 19, an offset adjusting circuit 31 made of a variable resistance is provided in a conventional liquid crystal display device. In the offset adjusting circuit 31, a power supply voltage V_{ref} is adjusted by the offset adjusting circuit 31 and the common voltage V_{com} is changed so that the effective voltage V_{rms(P1)} is equal to the effective voltage V_{rms(N1)}. In this way, the common voltage V_{com} is adjusted, so that it is possible to suppress the flicker. The prior art, for example, is disclosed in Japanese Unexamined Patent Publication No. 15452/1999 (Tokukaihei 11-15452) (publication date: January 22, 1999).

[0010] Incidentally, as shown in FIG. 21, there is a liquid crystal display device whose display is switched in a high-speed refresh display mode (hereinbelow referred to as display mode A) for displaying in a short refresh period T_{v1} and in a low-speed refresh display mode (hereinbelow referred to as B mode) for displaying in a long refresh period T_{v2}. In this case, even when

the signal voltages V_{sp} and V_{sn} are applied to the display cell 13 and are stored, in the display mode B whose refresh period is long, the effective voltage $V_{rms}(P2)$ is not equal to the effective voltage $V_{rms}(N2)$ in the refresh periods T_{v2} and T_{v2} . This is caused by the following operating characteristic of the TFT 14.

[0011] First, as shown in FIG. 21, when the signal voltage V_{sp} is applied and is stored, an OFF voltage $V_{off}(P)$ of the TFT 14 is a difference between a high stored potential and the potential V_{gl} . When the signal voltage V_{sn} is applied and is stored, an OFF voltage $V_{off}(N)$ of the TFT 14 is a difference between a low stored potential and the potential V_{gl} .

[0012] Further, as shown in $V_{gd} - Id$ characteristic of FIG. 22 (V_{gd} shows a voltage of the gate/drain line, and Id shows a drain current), the TFT 14 is not an ideal switch in that a leak current flows when it is OFF, and a leak current corresponding to the OFF voltage $V_{off}(N)$ and a leak current corresponding to the OFF voltage $V_{off}(P)$ are different in power.

[0013] Thus, the case where the signal voltage V_{sp} is applied and stored is different from the case where the signal voltage V_{sn} is applied and stored, in terms of amount of leak discharge in storing the voltage. As a result, as shown in FIG. 21, the effective voltage $V_{rms}(P2)$ and the effective voltage $V_{rms}(N2)$ which are based on the common voltage V_{com} decline in different inclination, so that imbalance occurs. As the influence of this, the longer the refresh period becomes, the more imbalance occurs, so that change of the luminance occurs every time the refresh period changes. As a result, flicker occurs, and the quality of a displayed image degrades.

[0014] Note that, the refresh period is changed when a display mode is changed by a computer display, or when a TV display mode (NTSC and PAL) is switched. In addition to this, the refresh period is changed in low-frequency driving and cessation driving both of which are performed so that power can be saved.

[0015] Further, a leak current which occurs in the liquid crystal itself and other cause (leak current of the liquid crystal capacitance itself) bring about the imbalance of the effective voltages $V_{rms}(P2)$ and $V_{rms}(N2)$. Therefore, in order to suppress the occurrence of the flicker due to these causes, it is required to clear the imbalance of the effective voltage, regardless of the length of the refresh period.

SUMMARY OF THE INVENTION

[0016] The object of the present invention is to provide an active matrix type display device which can clear an imbalance of an effective voltage even though refresh periods of a different length exist in a mixed manner, and to provide a driving method of the active matrix type display device.

[0017] In the active matrix type display device and its driving method of the present invention, in order to

achieve the foregoing object, the active matrix type display device includes plural display electrodes provided in a matrix manner; a counter electrode which is provided so that it faces the display electrode and a common voltage is applied to the counter electrode; an active element for applying a signal voltage to the display electrode when a scanning line is selected; and a storage capacitor for storing a driving voltage which is determined by the signal voltage applied to the display electrode and a common voltage. The active matrix type display device enables level varying means to change a level of the common voltage or the signal voltage according to the length of the applying-storing period in which the signal voltage is applied and the driving voltage is stored.

[0018] For example, in a liquid crystal display device, as described above, an optical response of the liquid crystal is specified by an effective value of the driving voltage which is stored by the storage capacitor, so that the effective value of the driving voltage varies according to the applying-storing period (refresh period). Thus, the level of the common voltage or the signal voltage is varied by the level varying means of the display device, so that the effective value of the driving voltage which

is determined by the signal voltage and the common voltage is changed. In order to vary the level of the common voltage or the signal voltage, it is preferable that, for example, plural d.c. voltages as the common voltage or the signal voltage is used, and the d.c. voltages are changed by the voltage switching means in every applying-storing period of a different length. Therefore, it is possible to clear the imbalance of the effective value of the driving voltage by varying the level of the common voltage appropriately.

[0019] For a fuller understanding of the nature and advantages of the invention, reference should be made to the ensuing detailed description taken in conjunction with the accompanying drawings.

[0020] BRIEF DESCRIPTION OF THE DRAWINGS

[0021] FIG. 1 is a block diagram showing a structure of a liquid crystal display device according to the first embodiment of the present invention.

[0022] FIG. 2 is a wave-form figure showing a driving operation of the liquid crystal display device.

[0023] FIG. 3(a) and FIG. 3(b) are circuit diagrams showing other structures of an offset voltage setting section of the liquid crystal display device of FIG. 1.

[0024] FIG. 4 is a block diagram showing a structure of the liquid crystal display device according to the second embodiment of the present invention.

[0025] FIG. 5 is a wave-form figure showing a driving operation of the liquid crystal display device of FIG. 4.

[0026] FIG. 6(a) and FIG. 6(b) are circuit diagrams showing other structures of the offset voltage setting sec-

tion of the liquid crystal display device of FIG. 4. FIG. 7 is a wave-form figure showing a driving operation of the liquid crystal display device according to a modification example of the second embodiment of the present invention.

FIG. 8 is a block diagram showing a structure of the liquid crystal display device according to the third embodiment of the present invention.

FIG. 9 is a wave-form figure showing a driving operation of the liquid crystal display device of FIG. 8.

FIG. 10 is a block diagram showing a structure of the liquid crystal display device according to the fourth embodiment of the present invention.

FIG. 11 is a wave-form figure showing a driving operation of the liquid crystal display device of FIG. 10.

FIG. 12 is a block diagram showing a structure of the liquid crystal display device according to a modification example of the fourth embodiment of the present invention.

FIG. 13 is a block diagram showing a structure of the liquid crystal display device according to the fifth embodiment of the present invention.

FIG. 14 is a wave-form figure showing a driving operation of the liquid crystal display device of FIG. 13.

FIG. 15 is a block diagram showing a structure of the liquid crystal display device according to the sixth embodiment of the present invention.

FIG. 16 is a wave-form figure showing a driving operation of the liquid crystal display device of FIG. 15.

FIG. 17 is a cross sectional view showing a structure of the liquid crystal display device according to the first to sixth embodiments of the present invention.

FIG. 18 is a plan view showing a structure of the liquid crystal display device of FIG. 17.

FIG. 19 is a block diagram showing a structure of a conventional liquid crystal display device.

FIG. 20 is an equivalent circuit diagram showing a structure of a display cell in the liquid crystal display device of the prior art and the present invention.

FIG. 21 is a wave-form figure showing a driving operation of the conventional liquid crystal display device.

FIG. 22 is a graph showing a general operation characteristic of a TFT.

DESCRIPTION OF THE EMBODIMENT

[first embodiment]

[0021] The first embodiment of the present invention is described as follows based on FIG. 1 to FIG. 3, and FIG. 20.

[0022] A liquid crystal display device according to the present embodiment, as shown in FIG. 1, includes a liquid crystal panel 1, a scanning line driving circuit 2, a signal line driving circuit 3, and a buffer circuit 4, as in the conventional liquid crystal display device described

above, and further includes an offset voltage setting section 5 and a controlling section 6.

[0023] The liquid crystal panel 1 includes a matrix substrate 11, a facing substrate 12 provided so that it faces the matrix substrate 11 in parallel, liquid crystal (not shown) filled between the both substrates 11 and 12. There are a plurality of scanning lines G(0) to G(3) and a plurality of signal lines S(0) to S(3) which cross each other and display cells 13 provided in a matrix manner on the matrix substrate 11.

[0024] The display cell 13, as shown in FIG. 20, is provided in an area which is surrounded by two adjacent scanning lines G(j) and G(j+1) and two adjacent signal lines S(i) and S(i+1). The display cell 13 are made up of a thin film transistor (hereinbelow referred to as TFT) 14 which is a switching element, and a liquid capacitance CLC. Note that, although there is a panel which is provided with an auxiliary capacitance in parallel with the liquid crystal capacitance CLC so that the display cell includes the auxiliary capacitance, an explanation thereof is omitted here so as to simplify the description.

[0025] A gate of the TFT 14 is connected to the scanning line G(j), and a source of the TFT 14 is connected to the signal line S(i). A signal voltage V_{sp} for positive polarity and a signal voltage V_{sn} for negative polarity are provided to the signal line S(i). Note that, although there is a case where respective voltages for positive polarity and for negative polarity are required when plural gradations are displayed, an explanation thereof is omitted here so as to simplify the description.

[0026] The liquid crystal capacitance CLC is made up of a display electrode 15 which is connected to the drain of the TFT 14, a counter electrode 16 which faces the display electrode 15, and the liquid crystal 17 exists between the both electrodes 15 and 16. Of them, the counter electrode 16 is provided on the foregoing facing substrate 12 (see FIG. 1) so that the counter electrode 16 solely corresponds to all the display cells 13.

[0027] In the display cell 13 like this, the display electrode 15 is connected via the drain and the source of the TFT 14 to the signal line S(i), and the gate of the TFT 14 is connected to the scanning line G(j). Further, the common voltage V_{com} which is outputted from the buffer circuit 4 shown in FIG. 1 is applied to the counter electrode 16. In this way, a voltage which is applied to the signal line S(i) is applied to the display electrode 15 while the TFT is ON, and a potential difference between the voltage and the common voltage V_{com} which is applied to the counter electrode 16 changes the transmittance or the reflection ratio of the liquid crystal, and an image corresponding to the inputted data is displayed on the display cells 13. Further, in respective display cells 13, a charge accumulated in the liquid crystal capacitance CLC is stored for a given period, so that the image is kept displayed corresponding to the maintenance of the charge even when the TFT 14 is OFF.

[0028] The scanning line driving circuit 2 shown in FIG. 1 shifts a start pulse given from outside at a clock

timing, and further, outputs a gate pulse for selecting the scanning lines G(0) to G(3) which is described later via the buffer circuit (not shown) provided within. While, the signal line driving circuit 3 shifts a start pulse given from outside at a clock timing, and samples image data based on the shift pulse. Thereafter, the image data is held, and the image data of one line is outputted via the buffer circuit (not shown) provided within to the scanning lines S(0) to S(3).

[0029] The offset setting section 5 includes resistances 5a and 5b, and a switch 5c. In each resistance 5a and 5b which functions as voltage setting means, the d. c. standard potential V_{ref1} is applied to an end and the other end is grounded. Further, the resistances 5a and 5b are variable resistances, so that they can adjust the offset, and the first voltage V_{com1} and the second voltage V_{com2} are supplied from taps of the resistances 5a and 5b respectively. The first voltage V_{com1} is inputted to one connecting point of two connecting points of the switch 5c, and the second voltage V_{com2} is inputted to the other connecting point of the switch 5c. In the switch 5c, the connecting points are switched by a controlling signal $CONT1$ which is transmitted from the controlling section 6 described later, and any one of the first voltage V_{com1} and the second voltage V_{com2} which are inputted to the switch 5 are outputted to the buffer circuit 4.

[0030] The buffer circuit 4 outputs one inputted voltage out of the first voltage V_{com1} and the second voltage V_{com2} as the common voltage V_{com} to the counter electrode 16. The first voltage V_{com1} becomes a voltage level of the common voltage V_{com} in the case of the display mode A for performing the high-speed refresh. The second voltage V_{com2} becomes a voltage level of the common voltage V_{com} in the case of the display mode B for performing the low-speed refresh.

[0031] The controlling section 6 is a system controller including a CPU etc., and has a function for switching the display mode A/the display mode B. For example, in a case where the present liquid crystal display device is applied to a cellular phone, in the display mode A, a refresh operation is performed at high speed under normal displaying condition such as a condition in speaking. Further, in the display mode B, a refresh operation is performed at low speed under minimum displaying condition such as a standby condition.

[0032] Further, in a general liquid crystal display device used in a television or a monitor of a computer, the following display modes A and B may be used. For example, there is a case where the display modes A and B are switched when the display modes are changed by a computer display, or when a TV display mode (NTSC and PAL) is switched. In addition to this, the display modes A and B are switched in low-frequency driving and cessation driving both of which are performed so that power can be saved.

[0033] Here, a switching operation of the common voltage V_{com} in the liquid crystal display device which

is arranged as above is described.

[0034] Based on an arbitrary display cell 13, a case where the liquid crystal 17 is a.c. driven per applying scanning of the display cell 13 is described. As shown

- 5 in FIG. 2, in the display mode A, when gate pulses (gate ON voltage V_{gh} , gate OFF voltage V_{gl}) of potential differences (V_{gh} to V_{gl}) are outputted from the scanning line driving circuit 2 to the scanning line $G(j)$ in the first refresh period T_{v1} , the TFT 14 is ON. Thus, the signal voltage V_{sp} of positive polarity which is being outputted from the signal line driving circuit 3 to the signal line $S(i)$ in this while is applied to the display cell 13. Thereafter, the signal voltage V_{sp} is stored by the liquid crystal capacitance CLC. In the next refresh period T_{v1} , the signal voltage V_{sn} of negative polarity which is being outputted from the signal line driving circuit 3 to the signal line $S(i)$ is applied to the display cell 13 and stored in the same manner, while the TFT 14 is ON.

- [0035]** In the offset voltage setting section 5, the switch 5c is switched to the side of the resistance 5a by the controlling signal $CONT1$ of "H" level transmitted from the controlling section 6 in the display mode A. By this, the first voltage V_{com1} is selected as the common voltage V_{com} , and is applied to the counter electrode 16. Then, the effective voltage $V_{rms}(P1)$ which is determined in accordance with the first voltage V_{com1} and is applied to the liquid crystal 17 in the first refresh period T_{v1} is almost equal to the effective voltage $V_{rms}(N1)$ which is applied to the liquid crystal 17 in the next refresh period T_{v1} .

- [0036]** While, in the display mode B, as in the display mode A, the signal voltage V_{sp} is applied and stored in the first refresh period T_{v2} , and the signal voltage V_{sn} is applied and stored in the next refresh period T_{v2} . However, in the offset voltage setting section 5, the switch 5c is switched to the side of the resistance 5b by the controlling signal $CONT1$ of "L" level transmitted from the controlling section 6 in the display mode B. By this, the common voltage V_{com} is switched to the second voltage V_{com2} which is higher than the first voltage V_{com1} , and is applied to the counter electrode 16. Then, an effective voltage $V_{rms}(P3)$ which is determined in accordance with the second voltage V_{com2} and is applied to the liquid crystal 17 in the first refresh period T_{v2} is almost equal to an effective voltage $V_{rms}(N3)$ which is applied to the liquid crystal 17 in the next refresh period T_{v2} .

- [0037]** Thus, in the liquid crystal display device of the present embodiment, in the offset voltage setting section 5, a level of the common voltage V_{com} is switched in the display mode A and the display mode B in which the refresh periods T_{v1} and T_{v2} are different in the length. By this, different common voltages V_{com} (the first and second voltages V_{com1} and V_{com2}) are set in the refresh periods T_{v1} and T_{v2} respectively. Thus, respective common voltages V_{com} in the display modes A and B are set appropriately as described above, so that it is possible to clear almost all the imbal-

ance between the effective voltage of positive polarity and the effective voltage of negative polarity. And the imbalance occurs because the amount of the leak discharge differs in the display mode A and in the display mode B when the TFT 14 is OFF. As a result, it is possible to suppress the flicker which occurs in a displayed image, so that it is possible to improve the quality of the displayed image.

[0038] Note that, in the present embodiment, although a storage capacitor includes only the liquid crystal capacitance CLC, the storage capacitor may be arranged by combining the liquid crystal capacitance CLC and the auxiliary capacitance. Further, an electrode structure may be a structure such as an IPS mode in which the counter electrode 16 is provided on the matrix substrate 11.

[0039] Next, a modification example of the present embodiment is described.

[0040] In the liquid crystal display device according to the present modification example, as shown in FIG. 3 (a), the offset voltage setting section 5 includes resistances 5e to 5h which function as voltage setting means instead of the foregoing resistances 5a and 5b, and includes a switch 5i instead of the foregoing switch 5c. The switch 5i is arranged so that a pair of switches having two connecting points are provided in positive.

[0041] The standard potential V_{ref1} is applied to an end of the resistance 5e and an end of the resistance 5f, and another end of the resistance 5e and another end of the resistance 5f are connected to different connecting points provided on one side of the switch 5i. While, in each resistance 5g and 5h, an end is grounded and the other end is connected to each different connecting point provided on another side of the switch 5i.

[0042] When the controlling signal CONT1 is "H" level, the switch 5i connects respective connecting points which are connected to the resistances 5e and 5g to the buffer circuit 4. Further, when the controlling signal CONT1 is "L" level, the switch 5i connects respective connecting points which are connected to the resistances 5f and 5h to the buffer circuit 4.

[0043] According to the structure, the offset voltage setting section 5 is arranged so that the switch 5i connects the resistances 5e and 5g in positive in the display mode A, so that the standard potential V_{ref1} is divided by the resistances 5e and 5g, and the first voltage V_{com1} is obtained. While, in the display mode B, the switch 5i connects the resistances 5f and 5h in positive, so that the standard potential V_{ref1} is divided by the resistances 5f and 5h, and the second voltage V_{com2} is obtained.

[0044] In the structure of the offset voltage setting section 5 which uses the resistances 5a and 5b described above, even when the resistances 5a and 5b are not connected to the switch 5c, a current always flows in the resistances 5a and 5b. Thus, as more display modes which are different in length are set, the number of resistance setting circuits such as the resistances 5a and 5b increases. As a result, a current flows

in all the resistance setting circuits, so that power consumption increases.

[0045] On the other hand, according to the foregoing structure, any one of the resistances 5e and 5g, or any 5 one of the resistances 5f and 5h is not connected by the switch 5i, so that a current does not flow in the resistances which are not connected. As a result, power is not consumed. Thus, this arrangement does not allow the power consumption to increase, even when more 10 display modes which are different in the length are set, and the number of the resistance setting circuits increases.

[0046] Further, in the liquid crystal display device according to another modification example, as shown in 15 FIG. 3(b), the offset voltage setting section 5 includes resistances 5k and 5j which are connected in positive instead of the resistances 5a and 5b of FIG. 1. The resistances 5j and 5k which function as voltage setting means are variable resistances, and the first voltage V_{com1} and the second voltage V_{com2} are supplied from 20 taps of the respective resistances. The first voltage V_{com1} is inputted to one connecting point of the switch 5c, and the second voltage V_{com2} is inputted to the other connecting point of the switch 5c.

[0047] The structure allows the offset voltage setting section 5 to connect the switch 5c to the resistance 5j on the side of a low potential in the display mode A, so that the first voltage V_{com1} is obtained as the common voltage V_{com} . While, in the display mode B, the switch 30 5c is connected to the resistance 5k on the side of a high potential, so that the second voltage V_{com2} is obtained as the common voltage V_{com} .

[0048] In the structure, even when more display 35 modes which are different in the length are set, and more common voltage levels are required, it is possible to satisfy the requirement by increasing the number of the taps from which a signal level is supplied. This is possible because the resistances 5j and 5k are connected in positive. Thus, even when many voltage levels of the common voltage V_{com} are required, the number of current paths does not increase, so that a power consumption does not increase.

[0049] Note that, in the present embodiment, although a resistance is used as voltage setting means, 45 a capacitor which can divide a voltage may be used instead of the resistance. This is also the case with embodiments described below.

[second embodiment]

[0050] The second embodiment of the present invention is described as follows based on FIG. 4 to FIG. 6. Note that, in the present embodiment, components having the same function as the components in the first embodiment are given the same reference numerals, and descriptions thereof are omitted.

[0051] A liquid crystal display device according to the present embodiment, as shown in FIG. 4, includes a liq-

uid crystal panel 1, a scanning line driving circuit 2, a signal line driving circuit 3, and a buffer circuit 4 as in the liquid crystal display device of the first embodiment. Further, the present liquid crystal display device includes an offset voltage setting section 7 and a controlling section 8 instead of the offset voltage setting section 5 and the controlling section 6 (see FIG. 1). In the present liquid crystal display device, unlike the liquid crystal display device of the first embodiment, the common voltage V_{com} applied to the counter electrode 16 (see FIG. 20) is fixed at a certain value, and the signal voltages V_{sp} and V_{sn} given to the signal line driving circuit 3 are offset with them corresponding to the display mode.

[0052] The offset voltage setting section 7 includes resistances 7a to 7d and switches 7e and 7f. In each resistance 7a to 7d as voltage setting means, the standard potential V_{ref2} is applied to an end, and the other end is grounded. Further, resistances 7a to 7d are variable resistances, so that it is possible to adjust the offset, and the first voltage V_{sp1} , the second voltage V_{sp2} , the first voltage V_{sn1} , and the second voltage V_{sn2} are supplied from respective taps.

[0053] The first voltage V_{sp1} is inputted to one connecting point of the switch 7e, and the second voltage V_{sp2} is inputted to the other connecting point of the switch 7e. The switch 7e switches any one of the first voltage V_{sp1} and the second voltage V_{sp2} and outputs the switched voltage to the signal driving circuit 3 in accordance with a controlling signal CONT 2 transmitted from the controlling section 8 which is described later.

[0054] While, the first voltage V_{sn1} is inputted to one connecting point of the switch 7f, and the second voltage V_{sn2} is inputted to the other connecting point of the switch 7f. The switch 7f switches any one of the first voltage V_{sn1} and the second voltage V_{sn2} which are inputted in synchronism with the switch 7e and outputs the switched voltage to the signal driving circuit 3 in accordance with the controlling signal CONT 2 transmitted from the controlling section 8.

[0055] The controlling section 8 is a system controller including a CPU etc., and has a function for switching for the display mode A/the display mode B as in the controlling section 6 (see FIG. 1) of the first embodiment. The controlling section 8 outputs the controlling signal CONT 2 of "H" level when the display mode A is set, and outputs the controlling signal CONT 2 of "L" level when the display mode B is set.

[0056] The following is a description of a switching operation of the signal voltages V_{sp} and V_{sn} in the liquid crystal display device arranged in the foregoing manner.

[0057] Based on an arbitrary display cell 13, a case where the liquid crystal 17 is a.c. driven in ever applying scanning of the display cell 13 is described. As shown in FIG. 5, in the display mode A, when gate pulses (gate ON voltage V_{gh} , gate OFF voltage V_{gl}) of potential differences (V_{gh} to V_{gl}) are outputted from the scanning line driving circuit 2 to the scanning line $G(j)$ in the

first refresh period T_{v1} , the TFT 14 is ON. Thus, the signal voltage V_{sp} of positive polarity which is being outputted from the signal line driving circuit 3 to the signal line $S(i)$ in this while is applied to the display cell 13.

5 5 Thereafter, the signal voltage V_{sp} is stored by the liquid crystal capacitance CLC. In the next refresh period T_{v1} , the signal voltage V_{sn} of negative polarity which is being outputted from the signal line driving circuit 3 to the signal line $S(i)$ is applied to the display cell 13 and stored in the same manner, while the TFT 14 is ON.

[0058] In the offset voltage setting section 7, the switches 7c and 7f are switched to the side of the resistances 7a and 7c by the controlling signal CONT 2 of "H" level transmitted from the controlling section 8 in the display mode A. By this, the first voltages V_{sp1} and V_{sn1} are selected as the signal voltages V_{sp} and V_{sn} , and are applied to the signal driving circuit 3. Then, the effective voltage $V_{rms}(P1)$ which is determined in accordance with the first voltages V_{sp1} and V_{sn1} and is applied to the liquid crystal 17 in the first refresh period T_{v1} is almost equal to the effective voltage $V_{rms}(N1)$ which is applied to the liquid crystal 17 in the next refresh period T_{v1} .

[0059] While, in the display mode B, as in the display mode A, the signal voltage V_{sp} is applied and stored in the first refresh period T_{v2} , and the signal voltage V_{sn} is applied and stored in the next refresh period T_{v2} . However, in the offset voltage setting section 7, the switches 7e and 7f are switched to the side of the resistances 7b and 7d by the controlling signal CONT 2 of "L" level transmitted from the controlling section 8 in the display mode B. By this, the signal voltages V_{sp} and V_{sn} are switched to the second voltages V_{sp2} and V_{sn2} which are lower than the first voltages V_{sp1} and V_{sn1} , and are applied to the signal line driving circuit 3. Then,

10 15 20 25 30 35 40 45 50 55 60 65 70 75 80 85 90 95 100 105 110 115 120 125 130 135 140 145 150 155 160 165 170 175 180 185 190 195 200 205 210 215 220 225 230 235 240 245 250 255 260 265 270 275 280 285 290 295 300 305 310 315 320 325 330 335 340 345 350 355 360 365 370 375 380 385 390 395 400 405 410 415 420 425 430 435 440 445 450 455 460 465 470 475 480 485 490 495 500 505 510 515 520 525 530 535 540 545 550 555 560 565 570 575 580 585 590 595 600 605 610 615 620 625 630 635 640 645 650 655 660 665 670 675 680 685 690 695 700 705 710 715 720 725 730 735 740 745 750 755 760 765 770 775 780 785 790 795 800 805 810 815 820 825 830 835 840 845 850 855 860 865 870 875 880 885 890 895 900 905 910 915 920 925 930 935 940 945 950 955 960 965 970 975 980 985 990 995 1000 1005 1010 1015 1020 1025 1030 1035 1040 1045 1050 1055 1060 1065 1070 1075 1080 1085 1090 1095 1100 1105 1110 1115 1120 1125 1130 1135 1140 1145 1150 1155 1160 1165 1170 1175 1180 1185 1190 1195 1200 1205 1210 1215 1220 1225 1230 1235 1240 1245 1250 1255 1260 1265 1270 1275 1280 1285 1290 1295 1300 1305 1310 1315 1320 1325 1330 1335 1340 1345 1350 1355 1360 1365 1370 1375 1380 1385 1390 1395 1400 1405 1410 1415 1420 1425 1430 1435 1440 1445 1450 1455 1460 1465 1470 1475 1480 1485 1490 1495 1500 1505 1510 1515 1520 1525 1530 1535 1540 1545 1550 1555 1560 1565 1570 1575 1580 1585 1590 1595 1600 1605 1610 1615 1620 1625 1630 1635 1640 1645 1650 1655 1660 1665 1670 1675 1680 1685 1690 1695 1700 1705 1710 1715 1720 1725 1730 1735 1740 1745 1750 1755 1760 1765 1770 1775 1780 1785 1790 1795 1800 1805 1810 1815 1820 1825 1830 1835 1840 1845 1850 1855 1860 1865 1870 1875 1880 1885 1890 1895 1900 1905 1910 1915 1920 1925 1930 1935 1940 1945 1950 1955 1960 1965 1970 1975 1980 1985 1990 1995 2000 2005 2010 2015 2020 2025 2030 2035 2040 2045 2050 2055 2060 2065 2070 2075 2080 2085 2090 2095 2100 2105 2110 2115 2120 2125 2130 2135 2140 2145 2150 2155 2160 2165 2170 2175 2180 2185 2190 2195 2200 2205 2210 2215 2220 2225 2230 2235 2240 2245 2250 2255 2260 2265 2270 2275 2280 2285 2290 2295 2300 2305 2310 2315 2320 2325 2330 2335 2340 2345 2350 2355 2360 2365 2370 2375 2380 2385 2390 2395 2400 2405 2410 2415 2420 2425 2430 2435 2440 2445 2450 2455 2460 2465 2470 2475 2480 2485 2490 2495 2500 2505 2510 2515 2520 2525 2530 2535 2540 2545 2550 2555 2560 2565 2570 2575 2580 2585 2590 2595 2600 2605 2610 2615 2620 2625 2630 2635 2640 2645 2650 2655 2660 2665 2670 2675 2680 2685 2690 2695 2700 2705 2710 2715 2720 2725 2730 2735 2740 2745 2750 2755 2760 2765 2770 2775 2780 2785 2790 2795 2800 2805 2810 2815 2820 2825 2830 2835 2840 2845 2850 2855 2860 2865 2870 2875 2880 2885 2890 2895 2900 2905 2910 2915 2920 2925 2930 2935 2940 2945 2950 2955 2960 2965 2970 2975 2980 2985 2990 2995 3000 3005 3010 3015 3020 3025 3030 3035 3040 3045 3050 3055 3060 3065 3070 3075 3080 3085 3090 3095 3100 3105 3110 3115 3120 3125 3130 3135 3140 3145 3150 3155 3160 3165 3170 3175 3180 3185 3190 3195 3200 3205 3210 3215 3220 3225 3230 3235 3240 3245 3250 3255 3260 3265 3270 3275 3280 3285 3290 3295 3300 3305 3310 3315 3320 3325 3330 3335 3340 3345 3350 3355 3360 3365 3370 3375 3380 3385 3390 3395 3400 3405 3410 3415 3420 3425 3430 3435 3440 3445 3450 3455 3460 3465 3470 3475 3480 3485 3490 3495 3500 3505 3510 3515 3520 3525 3530 3535 3540 3545 3550 3555 3560 3565 3570 3575 3580 3585 3590 3595 3600 3605 3610 3615 3620 3625 3630 3635 3640 3645 3650 3655 3660 3665 3670 3675 3680 3685 3690 3695 3700 3705 3710 3715 3720 3725 3730 3735 3740 3745 3750 3755 3760 3765 3770 3775 3780 3785 3790 3795 3800 3805 3810 3815 3820 3825 3830 3835 3840 3845 3850 3855 3860 3865 3870 3875 3880 3885 3890 3895 3900 3905 3910 3915 3920 3925 3930 3935 3940 3945 3950 3955 3960 3965 3970 3975 3980 3985 3990 3995 4000 4005 4010 4015 4020 4025 4030 4035 4040 4045 4050 4055 4060 4065 4070 4075 4080 4085 4090 4095 4100 4105 4110 4115 4120 4125 4130 4135 4140 4145 4150 4155 4160 4165 4170 4175 4180 4185 4190 4195 4200 4205 4210 4215 4220 4225 4230 4235 4240 4245 4250 4255 4260 4265 4270 4275 4280 4285 4290 4295 4300 4305 4310 4315 4320 4325 4330 4335 4340 4345 4350 4355 4360 4365 4370 4375 4380 4385 4390 4395 4400 4405 4410 4415 4420 4425 4430 4435 4440 4445 4450 4455 4460 4465 4470 4475 4480 4485 4490 4495 4500 4505 4510 4515 4520 4525 4530 4535 4540 4545 4550 4555 4560 4565 4570 4575 4580 4585 4590 4595 4600 4605 4610 4615 4620 4625 4630 4635 4640 4645 4650 4655 4660 4665 4670 4675 4680 4685 4690 4695 4700 4705 4710 4715 4720 4725 4730 4735 4740 4745 4750 4755 4760 4765 4770 4775 4780 4785 4790 4795 4800 4805 4810 4815 4820 4825 4830 4835 4840 4845 4850 4855 4860 4865 4870 4875 4880 4885 4890 4895 4900 4905 4910 4915 4920 4925 4930 4935 4940 4945 4950 4955 4960 4965 4970 4975 4980 4985 4990 4995 5000 5005 5010 5015 5020 5025 5030 5035 5040 5045 5050 5055 5060 5065 5070 5075 5080 5085 5090 5095 5100 5105 5110 5115 5120 5125 5130 5135 5140 5145 5150 5155 5160 5165 5170 5175 5180 5185 5190 5195 5200 5205 5210 5215 5220 5225 5230 5235 5240 5245 5250 5255 5260 5265 5270 5275 5280 5285 5290 5295 5300 5305 5310 5315 5320 5325 5330 5335 5340 5345 5350 5355 5360 5365 5370 5375 5380 5385 5390 5395 5400 5405 5410 5415 5420 5425 5430 5435 5440 5445 5450 5455 5460 5465 5470 5475 5480 5485 5490 5495 5500 5505 5510 5515 5520 5525 5530 5535 5540 5545 5550 5555 5560 5565 5570 5575 5580 5585 5590 5595 5600 5605 5610 5615 5620 5625 5630 5635 5640 5645 5650 5655 5660 5665 5670 5675 5680 5685 5690 5695 5700 5705 5710 5715 5720 5725 5730 5735 5740 5745 5750 5755 5760 5765 5770 5775 5780 5785 5790 5795 5800 5805 5810 5815 5820 5825 5830 5835 5840 5845 5850 5855 5860 5865 5870 5875 5880 5885 5890 5895 5900 5905 5910 5915 5920 5925 5930 5935 5940 5945 5950 5955 5960 5965 5970 5975 5980 5985 5990 5995 6000 6005 6010 6015 6020 6025 6030 6035 6040 6045 6050 6055 6060 6065 6070 6075 6080 6085 6090 6095 6100 6105 6110 6115 6120 6125 6130 6135 6140 6145 6150 6155 6160 6165 6170 6175 6180 6185 6190 6195 6200 6205 6210 6215 6220 6225 6230 6235 6240 6245 6250 6255 6260 6265 6270 6275 6280 6285 6290 6295 6300 6305 6310 6315 6320 6325 6330 6335 6340 6345 6350 6355 6360 6365 6370 6375 6380 6385 6390 6395 6400 6405 6410 6415 6420 6425 6430 6435 6440 6445 6450 6455 6460 6465 6470 6475 6480 6485 6490 6495 6500 6505 6510 6515 6520 6525 6530 6535 6540 6545 6550 6555 6560 6565 6570 6575 6580 6585 6590 6595 6600 6605 6610 6615 6620 6625 6630 6635 6640 6645 6650 6655 6660 6665 6670 6675 6680 6685 6690 6695 6700 6705 6710 6715 6720 6725 6730 6735 6740 6745 6750 6755 6760 6765 6770 6775 6780 6785 6790 6795 6800 6805 6810 6815 6820 6825 6830 6835 6840 6845 6850 6855 6860 6865 6870 6875 6880 6885 6890 6895 6900 6905 6910 6915 6920 6925 6930 6935 6940 6945 6950 6955 6960 6965 6970 6975 6980 6985 6990 6995 7000 7005 7010 7015 7020 7025 7030 7035 7040 7045 7050 7055 7060 7065 7070 7075 7080 7085 7090 7095 7100 7105 7110 7115 7120 7125 7130 7135 7140 7145 7150 7155 7160 7165 7170 7175 7180 7185 7190 7195 7200 7205 7210 7215 7220 7225 7230 7235 7240 7245 7250 7255 7260 7265 7270 7275 7280 7285 7290 7295 7300 7305 7310 7315 7320 7325 7330 7335 7340 7345 7350 7355 7360 7365 7370 7375 7380 7385 7390 7395 7400 7405 7410 7415 7420 7425 7430 7435 7440 7445 7450 7455 7460 7465 7470 7475 7480 7485 7490 7495 7500 7505 7510 7515 7520 7525 7530 7535 7540 7545 7550 7555 7560 7565 7570 7575 7580 7585 7590 7595 7600 7605 7610 7615 7620 7625 7630 7635 7640 7645 7650 7655 7660 7665 7670 7675 7680 7685 7690 7695 7700 7705 7710 7715 7720 7725 7730 7735 7740 7745 7750 7755 7760 7765 7770 7775 7780 7785 7790 7795 7800 7805 7810 7815 7820 7825 7830 7835 7840 7845 7850 7855 7860 7865 7870 7875 7880 7885 7890 7895 7900 7905 7910 7915 7920 7925 7930 7935 7940 7945 7950 7955 7960 7965 7970 7975 7980 7985 7990 7995 8000 8005 8010 8015 8020 8025 8030 8035 8040 8045 8050 8055 8060 8065 8070 8075 8080 8085 8090 8095 8100 8105 8110 8115 8120 8125 8130 8135 8140 8145 8150 8155 8160 8165 8170 8175 8180 8185 8190 8195 8200 8205 8210 8215 8220 8225 8230 8235 8240 8245 8250 8255 8260 8265 8270 8275 8280 8285 8290 8295 8300 8305 8310 8315 8320 8325 8330 8335 8340 8345 8350 8355 8360 8365 8370 8375 8380 8385 8390 8395 8400 8405 8410 8415 8420 8425 8430 8435 8440 8445 8450 8455 8460 8465 8470 8475 8480 8485 8490 8495 8500 8505 8510 8515 8520 8525 8530 8535 8540 8545 8550 8555 8560 8565 8570 8575 8580 8585 8590 8595 8600 8605 8610 8615 8620 8625 8630 8635 8640 8645 8650 8655 8660 8665 8670 8675 8680 8685 8690 8695 8700 8705 8710 8715 8720 8725 8730 8735 8740 8745 8750 8755 8760 8765 8770 8775 8780 8785 8790 8795 8800 8805 8810 8815 8820 8825 8830 8835 8840 8845 8850 8855 8860 8865 8870 8875 8880 8885 8890 8895 8900 8905 8910 8915 8920 8925 8930 8935 8940 8945 8950 8955 8960 8965 8970 8975 8980 8985 8990 8995 9000 9005 9010 9015 9020 9025 9030 9035 9040 9045 9050 9055 9060 9065 9070 9075 9080 9085 9090 9095 9100 9105 9110 9115 9120 9125 9130 9135 9140 9145 9150 9155 9160 9165 9170 9175 9180 9185 9190 9195 9200 9205 9210 9215 9220 9225 9230 9235 9240 9245 9250 9255 9260 9265 9270 9275 9280 9285 9290 9295 9300 9305 9310 9315 9320 9325 9330 9335 9340 9345 9350 9355 9360 9365 9370 9375 9380 9385 9390 9395 9400 9405 9410 9415 9420 9425 9430 9435 9440 9445 9450 9455 9460 9465 9470 9475 9480 9485 9490 9495 9500 9505 9510 9515 9520 9525 9530 9535 9540 9545 9550 9555 9560 9565 9570 9575 9580 9585 9590 9595 9600 9605

image, so that it is possible to improve the quality of the displayed image.

[0061] Next, a modification example of the present embodiment is described.

[0062] Also in the liquid crystal display device according to the present modification example, the offset voltage setting section 7 can be arranged as shown in FIG. 6(a) and FIG. 6(b). Specifically, as shown in FIG. 6(a), the offset voltage setting section 7 includes resistances 7g to 7n which function as voltage setting means instead of the foregoing resistances 7a and 7d, and includes a switches 7o and 7p instead of the switches 7e and 7f. The switches 7o and 7p are arranged so that two pairs of switches having two connecting points are provided in positive.

[0063] According to the structure, in the offset voltage setting section 7, the switch 7o connects the resistances 7g and 7i in positive by the controlling signal CONT2 of "H" level, and the switch 7p connects the resistances 7k and 7m in positive, so that the standard potential Vref2 is divided by the resistances 7g and 7i and the resistances 7k and 7m respectively, and the first voltages Vsn1 and Vsp1 are obtained in the display mode A.

[0064] While, the switch 7o connects the resistances 7h and 7j in positive by the controlling signal CONT2 of "L" level, and the switch 7p connects the resistances 7l and 7n in positive, so that the standard potential Vref2 is divided by the resistances 7h and 7j and the resistances 7l and 7n respectively, and the second voltages Vsn2 and Vsp2 are obtained in the display mode B.

[0065] Further, the liquid crystal display device according to another modification example, as shown in FIG. 6(b), the offset voltage setting section 7 includes resistances 7r to 7u provided in positive instead of the resistances 7a to 7d of FIG. 4. The resistances 7r to 7u as voltage setting means are variable resistances, and the first voltage Vsp1, the second voltage Vsp2, the first voltage Vsn1, and the second voltage Vsn2 are supplied from taps of the respective resistances. The first voltages Vsp1 and Vsn1 are inputted to one connecting point of each switch 7e and 7f, and the second voltages Vsp2 and Vsn2 are inputted to the other connecting point of each switch 7e and 7f.

[0066] According to the structure, in the offset voltage setting section 7, the switches 7e and 7f are connected to the resistances 7r and 7t, so that the first voltages Vsp1 and Vsn1 are obtained in the display mode A. While, in the display mode B, the switches 7e and 7f are connected to the resistances 7s and 7u, so that the second voltages Vsp2 and Vsn2 are obtained in the display mode B.

[0067] In the structures shown in FIG. 6(a) and FIG. 6(b), as in the structures of FIG. 3(a) and FIG. 3(b), when the signal voltages Vsp and Vsn are not outputted, the number of current paths in which a current flows is not increased, even in a case where more display modes which are different in the length are set and more voltage levels are required as the signal voltages Vsp and Vsn

since. Thus, power consumption does not increase.

[0068] Further, in the liquid crystal display device according to another modification example, any one of the signal voltages Vsp and Vsn is solely offset, and the other is fixed at a certain value. The liquid crystal display device can be realized by arranging so that in the offset voltage setting section 7 of FIG. 4, for example, the resistance 7b and the switch 7e are omitted, and the signal voltage Vsp is obtained from the resistance 7a directly.

[0069] In the liquid crystal display device, as shown in FIG. 7, in the first refresh period Tv2 in the display mode B, a constant signal voltage Vsp is applied and stored, and in the next refresh period Tv2, a signal voltage Vsn which is switched from the first voltage Vsn1 of the display mode A to the second voltage Vsn2 of the display mode B is applied and stored.

[0070] In the liquid crystal display device, the signal voltage Vsp is fixed to a certain value, so that amount of the offset signal voltage Vsn (absolute value of the difference between the first voltage Vsn1 and the second voltage Vsn2) is set so that an effective voltage Vrms(P5) is equal to an effective voltage Vrms(N5).

[0071] Further, even when the signal voltage Vsn is fixed to a certain value, and only the signal voltage Vsp is offset, it is possible that the effective voltage Vrms(P5) is equal to the effective voltage Vrms(N5) in the same manner.

[0072] According to the structure, any one of the signal voltages Vsp and Vsn is solely offset, so that it is possible to simplify the structure of the offset voltage setting section 7, compared with the structure of FIG. 4 in which both the signal voltages Vsp and Vsn are offset.

[third embodiment]

[0073] The third embodiment of the present invention is described as follows based on FIG. 8 to FIG. 9. Note that, in the present embodiment, components having the same function as the components in the first and second embodiments are given the same reference numerals, and descriptions thereof are omitted.

[0074] A liquid crystal display device according to the present embodiment, as shown in FIG. 8, includes a liquid crystal panel 1, a scanning line driving circuit 2, a signal line driving circuit 3, a buffer circuit 4, and a controlling section 8, as in the liquid crystal display device of the second embodiment. Further, the present liquid crystal display device includes an offset voltage setting section 9 instead of the offset voltage setting section 7 of the second embodiment (see FIG. 4). The present liquid crystal display device, unlike the liquid crystal display device of the second embodiment, corrects imbalance of the effective voltages in the refresh periods Tv1 and Tv2 which is brought about by a leak current etc. when the TFT 14 (see FIG. 20) is OFF in a case where the refresh period is long.

[0075] The offset voltage setting section 9 includes resistances 9a to 9d and switches 9e to 9f. In each resist-

ance 9a to 9d as voltage setting means, the standard potential V_{ref2} is applied to one end, and the other end is grounded. Further, the resistances 9a to 9d are variable resistances, so that it is possible to adjust the offset. And the first voltage V_{sp1} , the third voltage V_{sp3} , the first voltage V_{sn1} , and the third voltage V_{sn3} are supplied from taps of the respective resistances. The third voltages V_{sp3} and V_{sn3} differ from the second voltages V_{sp2} and V_{sn2} (see FIG. 5) in that, according to the length of the refresh period $Tv2$, it is possible to suitably increase or decrease a voltage which compensates the stored voltage dropped due to a leak current etc. which occurs when the TFT 14 is OFF in the refresh period $Tv2$ whose voltage storing period became longer.

[0076] The first voltage V_{sp1} is inputted to one connecting point of the switch 9e, and the third voltage V_{sp3} is inputted to the other connecting point of the switch 9e. The switch 9e switches any one of the first voltage V_{sp1} and the third voltage V_{sp3} and outputs the switched voltage to the signal driving circuit 3 in accordance with a controlling signal $CONT\ 2$ transmitted from the controlling section 8. While, the first voltage V_{sn1} is inputted to one connecting point of the switch 9f, and the third voltage V_{sn3} is inputted to the other connecting point of the switch 9f. The switch 9f switches any one of the first voltage V_{sn1} and the third voltage V_{sn3} which are inputted in synchronism with the switch 9e and outputs the switched voltage to the signal driving circuit 3 in accordance with the controlling signal $CONT\ 2$.

[0077] In the liquid crystal display device arranged in the foregoing manner, as in the liquid crystal display device of the second embodiment, a switching operation of the signal voltages V_{sp} and V_{sn} is performed by the offset voltage setting section 9. As a result, as shown in FIG. 9, in the display mode A, the first voltages V_{sp1} and V_{sn1} are selected as the signal voltages V_{sp} and V_{sn} in the offset voltage setting section 9, and are applied to the signal line driving circuit 3. Then, the effective voltage $V_{rms}(P1)$ which is determined in accordance with the first voltages V_{sp1} and V_{sn1} and is applied to the liquid crystal 17 in the first refresh period $Tv1$ is almost equal to the effective voltage $V_{rms}(N1)$ which is applied to the liquid crystal 17 in the next refresh period $Tv1$.

[0078] While, in the display mode B, as in the display mode A, the signal voltages V_{sp} and V_{sn} are applied and stored. However, here, the third voltage V_{sp3} which is higher than the first voltage V_{sp1} is applied and stored in the first refresh period $Tv2$, and the third voltage V_{sn3} which is lower than the first voltage V_{sn1} is applied and stored in the next refresh period $Tv2$.

[0079] In the liquid crystal display device of the second embodiment, the refresh period $Tv2$ becomes longer, and amount of a leak current increases when the TFT 14 is OFF. As a result, the stored voltage is largely dropped in the refresh period $Tv2$. Thus, as shown in FIG. 5 of the second embodiment, in applying the signal voltages V_{sp} and V_{sn} whose amplitude is the same in

the refresh periods $Tv1$ and $Tv2$, even when $|V_{rms}(P1)| = |V_{rms}(N1)|$ and $|V_{rms}(P4)| = |V_{rms}(N4)|$, $|V_{rms}(P1)| > |V_{rms}(P4)|$ and $|V_{rms}(N1)| > |V_{rms}(N4)|$. Thus, the quality of display in the refresh period $Tv2$ degrades.

5 [0080] Unlike this, in the liquid crystal display device of the present embodiment, as shown in FIG. 9, the third voltages V_{sp3} and V_{sn3} which include compensation of the leak current as the signal voltage are applied in the refresh period $Tv2$, so that the effective voltages $V_{rms}(N1)$, $V_{rms}(N6)$, $V_{rms}(P1)$, and $V_{rms}(P6)$ are equal respectively. Thus, it is possible to keep the quality of display even when the refresh periods are different in the length.

10 [0081] Further, the offset voltage setting section 9 of the present liquid crystal display device may be arranged as in the offset voltage setting section 7 of FIG. 6(a) and FIG. 6(b) in the second embodiment. Thus, also in the present liquid crystal display device, the number of current paths in which a current flows is not increased when the signal voltages V_{sp} and V_{sn} are not outputted. Thus, even in the case where more display modes which are different in the length are set and more voltage levels are required as the signal voltages V_{sp} and V_{sn} , the number of current paths in which a current flows is not increased. As a result, it is possible to avoid the increase of power consumption.

[fourth embodiment]

20 [0082] The fourth embodiment of the present invention is described as follows based on FIG. 10 to FIG. 12. Note that, in the present embodiment, components having the same function as the components in the first and second embodiments are given the same reference numerals, and descriptions thereof are omitted.

25 [0083] A liquid crystal display device according to the present embodiment, as shown in FIG. 10, includes a liquid crystal panel 1, a scanning line driving circuit 2, a signal line driving circuit 3, a buffer circuit 4, and a controlling section 8, as in the liquid crystal display device of the second embodiment. Further, the present liquid crystal display device includes an offset voltage setting section 21 instead of the offset voltage setting section 7 of the second embodiment (see FIG. 4). The present liquid crystal display device, unlike the liquid crystal display device of the second embodiment, as shown in FIG. 11, reverses a level of a source signal V_s in every horizontal line, and offsets a mean potential of an amplitude of the source signal V_s , that is, the level of the source signal V_s . The source signal V_s , as described later, is generated by the offset voltage setting section 21 in accordance with a pulse signal $V_s(\text{ref})$ (see FIG. 10) which includes amplitude of the difference between the signal voltage V_{sp} (the first voltage V_{sp1} and the second voltage V_{sp2}) and the signal voltage V_{sn} (the first voltage V_{sn1} and the second voltage V_{sn2}).

30 [0084] As shown in FIG. 10, the offset voltage setting section 21 includes resistances 21a and 21b, a switch

21c, and an AC coupling capacitor 21d.

[0085] In each resistance 21a to 21b, the standard potential V_{ref3} is inputted to an end, and the other end is grounded. Further, resistances 21a to 21b are variable resistances, so that it is possible to adjust the offset, and a mean potential of an amplitude $V_s(offset1)$ on the side of a high potential and a mean potential of an amplitude $V_s(offset2)$ on the side of a low potential are supplied from taps of respective resistances.

[0086] The mean potential of an amplitude $V_s(offset1)$ is inputted to one connecting point of the switch 21c, and the mean potential of an amplitude $V_s(offset2)$ is inputted to the other connecting point 21c. The switch 21c switches any one of the mean potential of an amplitude $V_s(offset1)$ and the mean potential of an amplitude $V_s(offset2)$ and outputs the switched amplitude potential to the signal line driving circuit 3 by the controlling signal $CONT2$ transmitted from the controlling section 8. The AC coupling capacitor 21d includes amplitude of the difference between the signal voltages V_{sp} and V_{sn} on one end, and a pulse signal $V_s(ref)$ whose polarity is judged in every horizontal line is inputted to the end. And the other end is connected to the side of the output terminal of the switch 21c.

[0087] According to the liquid crystal display device arranged in the foregoing manner, in the offset voltage setting section 21, a switching operation of the switch 21c allows any one of the mean potential of an amplitude $V_s(offset1)$ and the mean potential of an amplitude $V_s(offset2)$ to be outputted. Then, the pulse signal $V_s(ref)$ whose DC component was removed by the coupling capacitor 21d is superposed on the outputted mean potential of an amplitude. Thus, the source signals $Vs1$ and $Vs2$ which are different in the refresh periods $Tv1$ and $Tv2$ respectively are given to the signal line driving circuit 3.

[0088] First, in the display mode A, the source signal $Vs1$ is selected in the offset voltage setting section 21, and is given to the signal line driving circuit 3. Then, as shown in FIG. 11, in the first refresh period $Tv1$, the first voltage V_{sp1} (value in a circle) of the source signal $Vs1$ is applied and stored in a period of the gate pulse, and in the next refresh period $Tv1$, a voltage of the first voltage V_{sn1} of the source signal $Vs1$ is applied and stored in the period of the gate pulse. Here, the effective voltage $V_{rms}(P1)$ which is applied to the liquid crystal 17 in the first refresh period $Tv1$ is almost equal to the effective voltage $V_{rms}(N1)$ which is applied to the liquid crystal 17 in the next refresh period $Tv1$ by setting a value of the first voltages V_{sp1} and V_{sn1} .

[0089] While, in the offset voltage setting section 21, the source signal $Vs2$ is selected in the display mode B. Then, as in the display mode A, the second voltages V_{sp2} and V_{sn2} of the source signal $Vs2$ (value in a circle) are applied and stored. Thus, as in the liquid crystal display device of the second embodiment, the effective voltage $V_{rms}(P7)$ becomes almost equal to the effective voltage $V_{rms}(N7)$.

[0090] In this way, in the liquid crystal display device of the present embodiment, the source signal Vs which is reversed in every horizontal line is offset, so that it is possible to improve the quality of a displayed image as in the liquid crystal display device of the second embodiment.

[0091] Note that, in the present embodiment, although amplitude of the source signal Vs (source signals $Vs1$ and $Vs2$) is constant, amplitude of the source signals $Vs1$ and $Vs2$ may be varied. Concretely, amplitude of the source signal $Vs2$ is set to be larger than that of the source signal $Vs1$.

[0092] In order to realize the source signals $Vs1$ and $Vs2$ which are different in amplitude, as shown in FIG. 12, the offset voltage setting section 21 includes AC coupling capacitors 21e and 21f instead of the coupling capacitor 21d, and a resistance 21g (variable resistance) as amplitude varying means. In the AC coupling capacitor 21e, the pulse signal $V_s(ref)$ is inputted to one end, and the other end is connected to an input terminal on the side of the resistance 21b in the switch 21c. In the AC coupling capacitor 21f, the pulse signal $V_s(ref)$ is inputted via the resistance 21g to one end, and the other end is connected to an input terminal on the side of the resistance 21a in the switch 21c.

[0093] In the offset voltage setting section 21, amplitude of the pulse signal $V_s(ref)$ is reduced by the resistance 21g, so that the source signal $Vs1$ having small amplitude is obtained. While, the source signal $Vs2$ whose amplitude is larger than that of the source signal $Vs1$ is obtained from the AC coupling capacitor 21e. When the source signals $Vs1$ and $Vs2$ which are different in amplitude are used, a voltage including compensation of a leak discharge is applied in the refresh period $Tv2$ as in the liquid crystal display device of the third embodiment. As a result, it is possible to equalize all the effective voltages $V_{rms}(N1)$, $V_{rms}(N7)$, $V_{rms}(P1)$, and $V_{rms}(P7)$.

[fifth embodiment]

[0094] The fifth embodiment of the present invention is described as follows based on FIG. 13 and FIG. 14. Note that, in the present embodiment, components having the same function as the components in the first embodiment are given the same reference numerals, and descriptions thereof are omitted.

[0095] A liquid crystal display device according to the present embodiment, as shown in FIG. 13, includes a liquid crystal panel 1, a scanning line driving circuit 2, a signal line driving circuit 3, a buffer circuit 4, and a controlling section 6, as in the liquid crystal display device of the first embodiment. Further, the present liquid crystal display device includes an offset voltage setting section 22 instead of the offset voltage setting section 5 of the first embodiment (see FIG. 1). The present liquid crystal display device, unlike the liquid crystal display device of the first embodiment, as shown in FIG. 14, uses a common signal $V_{com}(AC)$ which is reversed in eve-

ry horizontal line, and offsets a mean potential of an amplitude of the common signal $V_{com}(AC)$, that is, the level of the common signal $V_{com}(AC)$. The common signal $V_{com}(AC)$ includes amplitude of the difference between the highest value and the lowest value, and is supplied from the known circuit which is provided outside of the offset voltage setting section 22 and generates a common signal (pulse signal $V_{com}(ref)$) described later which is reversed.

[0096] As shown in FIG. 13, the offset voltage setting section 22 includes resistances 22a and 22b, a switch 22c, and an AC coupling capacitors 22d and 22e. In each resistance 22a to 22b as voltage setting means, a certain standard potential V_{ref} is inputted to one end, and the other end is grounded. Further, resistances 22a to 22b are variable resistances, so that it is possible to adjust the offset, and a mean potential of an amplitude $V_{com}(offset1)$ on the side of a low potential and a mean potential of an amplitude $V_{com}(offset2)$ on the side of a high potential are supplied from taps of respective resistances.

[0097] The mean potential of an amplitude $V_{com}(offset1)$ is inputted to one connecting point of the switch 22c, and the mean potential of an amplitude $V_{com}(offset2)$ is inputted to the other connecting point 22c. The switch 22c switches any one of the mean potential of an amplitude $V_{com}(offset1)$ and the mean potential of an amplitude $V_{com}(offset2)$ and outputs the switched amplitude potential to the counter electrode 16 (see FIG. 20) by the controlling signal $CONT1$ transmitted from the controlling section 6. Further, in each AC coupling capacitor 22d and 22e, the pulse signal $V_{com}(ref)$ which is reversed in every horizontal line is inputted to one end. And the other end of the AC capacitor 22d is connected to an input terminal on the side of the resistance 22a in the switch 22c, and the other end of the AC capacitor 22e is connected to an input terminal on the side of the resistance 22b in the switch 22c.

[0098] According to the liquid crystal display device arranged in the foregoing manner, in the offset voltage setting section 22, a switching operation of the switch 22c allows any one of the mean potential of an amplitude $V_{com}(offset1)$ and the mean potential of an amplitude $V_{com}(offset2)$ to be outputted. Then, the pulse signal $V_{com}(ref)$ whose DC component was removed by the coupling capacitors 22d and 22e is superposed on the outputted mean potential of an amplitude. Thus, the first and second signals $V_{com}1$ and $V_{com}2$ which are different in the refresh periods $Tv1$ and $Tv2$ respectively are given to the counter electrode 16.

[0099] First, in the offset voltage setting section 22, the first signal $V_{com}1$ is selected as the common signal $V_{com}(AC)$, and is given to the counter electrode 16 in the display mode A. Then, as shown in FIG. 14, in the first refresh period $Tv1$, the differential voltage (value in a circle) between a voltage of the source signal Vs which is applied in a period of the gate pulse and the common signal $V_{com}(AC)$ is applied and is stored as a driving

voltage. While, in the next refresh period $Tv1$, the differential voltage and a differential voltage of a reversed polarity is applied and stored in the period of the gate pulse. Here, the effective voltage $V_{rms}(P1)$ of a liquid crystal driving voltage V_{clc} in the first refresh period $Tv1$ is almost equal to the effective voltage $V_{rms}(N1)$ of the liquid crystal driving voltage V_{clc} in the next refresh period $Tv1$ by setting a value of the first signal $V_{com}1$.

[0100] Note that, although the source signal Vs is drawn as d.c. to simplify the drawing in FIG. 14, the source signal Vs may be a pulse signal which is in- or off-phase with the common signal $V_{com}(AC)$. When the source signal Vs is DC of 2V, and the common signal $V_{com}(AC)$ has the lowest value of 0V and the highest value of 4V, the liquid crystal driving voltage reverses the polarity in voltage range of $\pm 2V$.

[0101] While, in the offset voltage setting section 22, the second signal $V_{com}2$ is selected as the common signal $V_{com}(AC)$ in the display mode B. Then, as in the display mode A, the differential voltage (value in a circle) is applied and stored. Thus, as in the liquid crystal display device of the first embodiment, the effective voltage $V_{rms}(P8)$ becomes almost equal to the effective voltage $V_{rms}(N8)$.

[0102] In this way, in the liquid crystal display device of the present embodiment, the mean potential of an amplitude (level of the common voltage) of the common signal $V_{com}(AC)$ which is reversed in every horizontal line is offset, so that it is possible to improve the quality of a displayed image as in the liquid crystal display device of the first embodiment.

[sixth embodiment]

[0103] The sixth embodiment of the present invention is described as follows based on FIG. 15 and FIG. 16. Note that, in the present embodiment, components having the same function as the components in the fifth embodiment are given the same reference numerals, and descriptions thereof are omitted.

[0104] A liquid crystal display device according to the present embodiment, as shown in FIG. 15, includes a liquid crystal panel 1, a scanning line driving circuit 2, a signal line driving circuit 3, a buffer circuit 4, and a controlling section 6, as in the liquid crystal display device of the fifth embodiment. Further, the present liquid crystal display device includes an offset voltage setting section 23 instead of the offset voltage setting section 22 of the fifth embodiment (see FIG. 13). The present liquid crystal display device, as in the liquid crystal display device of the fifth embodiment, offsets a mean potential of an amplitude of the common signal $V_{com}(AC)$ in the refresh periods $Tv1$ and $Tv2$, and further, varies the amplitude.

[0105] The offset voltage setting section 23 includes resistances 22a and 22b, resistances 23a and 23b which have the same functions as the functions of a switch 22c and the AC coupling capacitors 22d and 22e,

a switch 23c and AC coupling capacitors 23d and 23e, and further includes a resistance 23f as amplitude varying means. In the offset voltage setting section 23, unlike the offset voltage setting section 22, a pulse signal $V_{com}(ref)$ is inputted via the resistance 23f which is a variable resistance to the AC coupling capacitor 23d.

[0106] In the offset voltage setting section 23, amplitude of the pulse signal $V_{com}(ref)$ is reduced by the resistance 23f, so that the first common voltage V_{com1} having the reduced amplitude $AC1$ is obtained. While, the second common voltage V_{com2} having amplitude $AC2$ which is larger than the amplitude $AC1$ is obtained from the AC coupling capacitor 23e. Thus, not only the central potential, but also the first and second common voltages V_{com1} and V_{com2} which are different also in the amplitude are obtained. Further, the common voltages V_{com1} and V_{com2} are given to the counter electrode 16 in the refresh periods $Tv1$ and $Tv2$.

[0107] First, in the offset voltage setting section 23, the first common voltage V_{com1} is selected as the common signal $V_{com}(AC)$, and is given to the counter electrode 16 in the display mode A. Then, as shown in FIG. 16, in the first refresh period $Tv1$, the differential voltage (value in a circle) between a voltage of the source signal Vs which was fetched in a period of the gate pulse and the first common voltage V_{com1} is applied and is stored. While, in the next refresh period $Tv1$, the differential voltage and a differential voltage of a reversed polarity is applied and stored in the period of the gate pulse. Here, the effective voltage $V_{rms}(P1)$ of a liquid crystal driving voltage V_{clc} in the first refresh period $Tv1$ is almost equal to the effective voltage $V_{rms}(N1)$ of the liquid crystal driving voltage V_{clc} in the next refresh period $Tv1$ by setting a value of the first common voltage V_{com1} .

[0108] While, in the offset voltage setting section 23, the second common voltage V_{com2} is selected as the common signal $V_{com}(AC)$ in the display mode B. Then, as in the display mode A, the differential voltage (value in a circle) is applied and stored. Thus, as in the liquid crystal display device of the first embodiment, the effective voltage $V_{rms}(P9)$ becomes almost equal to the effective voltage $V_{rms}(N9)$. Moreover, amplitude of the common signal $V_{com}(AC)$ is large in the refresh period $Tv2$, so that amplitude of the liquid crystal driving voltage V_{clc} becomes large. Therefore, as in the liquid crystal display device of the third embodiment, the refresh period $Tv2$ becomes long, so that it is possible to prevent the drop of the stored voltage which occurs due to a leak discharge when the TFT is OFF. Thus, it is possible to equalize all the effective voltages $V_{rms}(N1)$, $V_{rms}(N9)$, $V_{rms}(P1)$, and $V_{rms}(P9)$.

[0109] Also in the liquid crystal display device of the present embodiment, the common signal $V_{com}(AC)$ which is reversed in every horizontal line is offset, so that it is possible to improve the quality of a displayed image as in the liquid crystal display device of the fifth embodiment.

[0110] Note that, although the source signal Vs is

drawn as d.c. to simplify the drawing in FIG. 16, the source signal Vs may be a pulse signal which is in- or off-phase with the common signal $V_{com}(AC)$. In the display mode A, when the source signal Vs is DC of 2V, and the common signal $V_{com}(AC)$ is AC of 4V, the liquid crystal driving voltage V_{clc} reverses the polarity in voltage range of $\pm 2V$. Further, in the display mode B, the source signal Vs is DC of 2V as in the display mode A. However, when amplitude of the common signal $V_{com}(AC)$ (difference between H level and L level) is equally AC of 5V, the liquid crystal driving voltage V_{clc} reverses the polarity in voltage range of $\pm 2.5V$. In this case, the effective voltages $V_{rms}(N1)$, $V_{rms}(N9)$, $V_{rms}(P1)$, and $V_{rms}(P9)$ become equal.

- 5 [0111] Note that, although, in the present embodiment and other embodiments described above, a.c. driving methods of a field or frame reversal and a line reversal are described, the present invention can be applied to other known reversal driving methods such as a dot reversal and a source reversal.
- 10 [0112] Further, although, in the present embodiment and other embodiments described above, driving methods of a liquid crystal display device and the liquid crystal display device which uses the driving methods are described, the present invention can be applied to a liquid crystal display device with an auxiliary capacitance which is arranged so that a liquid crystal capacitance and the auxiliary capacitance are provided in parallel, and to a liquid crystal display device of IPS mode which is arranged so that a counter electrode is provided on the matrix substrate on which a TFT is provided. Further, a display device is not restricted to an active matrix liquid crystal display device, but may be an EL (Electro Luminescence) display device. Further, the foregoing display
- 15
- 20
- 25
- 30
- 35
- 40
- 45
- 50
- 55

device can be provided in a cellular phone, a pocket game machine, a PDA (Personal Digital Assistants), a portable TV, a remote control, a note type personal computer, and other portable terminals. These portable terminals are driven almost by a battery. Thus, it is possible to drive the portable terminals in a long time by including the display device which can reduce power consumption with the quality of display kept good.

- [0113] Further, in the present embodiment and other embodiments described above, after a scanning period in which applying is performed in the display cells 13 of one screen, a state of a voltage in the respective display cells 13 may be kept in a non-scanning period which is longer than the scanning period. By this, a scanning is not performed in the non-scanning period, so that it is possible to cease driving-related circuits. Therefore, it is possible to reduce power consumption. Further, when a period in which the display cell 13 maintains a voltage is long, an imbalance of the stored voltage occurs between positive and negative polarities due to a leak characteristic of the TFT etc. In order solve the problem, levels (in a case of a.c., mean potential of an amplitude) of the common voltage V_{com} and the common voltage $V_{com}(AC)$ or the signal voltages V_{sp} and V_{sn} and the

sours signal Vs are varied as described above, so that it is possible to avoid the occurrence of such an imbalance.

[structure of the liquid crystal display device]

[0114] Here, the following is a structure example of a common liquid crystal display device in the respective embodiments described above. The description is based on FIG. 17 and FIG. 18. Here, a reflecting liquid crystal display device which includes an auxiliary capacitance provided in parallel with a liquid crystal capacitance is described as an example.

[0115] FIG. 17 is a cross sectional view of a structure of a liquid crystal panel 1. The cross sectional view of FIG. 17 is a view which is seen from a sectional line C - C of FIG. 18. The liquid crystal panel 1 is a reflecting active matrix type liquid crystal display device, and has a basic structure in which a liquid crystal 17 such as a nematic liquid crystal is provided between the matrix substrate 11 and the facing substrate 12, and the TFTs 14 are formed on the matrix substrate 11 as an active element. Note that, although the TFT is used as an active element in the present embodiment, an MIM (Metal Insulator Metal) or an active element other than the TFT can be used. A phase difference plate 41, a polarizing plate 42, and an antireflection film 43 are provided on a top face of the facing substrate 12 in this order so as to control a state of incident light. A color filter 44 of RGB, and the transparent counter electrode 16 are provided in this order on the underside of the facing substrate 12. Due to the color filter 44, color display is possible.

[0116] In each TFT 14, a portion of the scanning line which is provided on the matrix substrate 11 functions as a gate electrode 45, and a gate insulating film 46 is formed on the gate electrode 45. An i type amorphous silicon layer 47 is formed so that it faces the gate electrode 45 with the gate insulating film 46 provided therebetween, and two n⁺ type amorphous silicon layers 48 are formed so that the two n⁺ type amorphous silicon layers 48 faces each other with a channel area of the i type amorphous silicon layer 47 being therebetween. A data electrode 49 which is a portion of a signal line is formed on the top face of one n⁺ type amorphous silicon layer 48, and a drain electrode 50 is formed so that it is taken from the top face of the other n⁺ type amorphous silicon layer 48 to the top face of a flat portion of the gate insulating film 46. A portion where the drain electrode 50 is taken to an upper side of the gate insulating film 46, as shown in FIG. 18, is connected to a rectangular auxiliary capacitance electrode pad 15a which faces a auxiliary capacitance wiring 53. A layer insulating film 51 is formed on the top face of the TFTs 14, and reflecting electrodes 15b are provided on the top face of the layer insulating film 51. The reflecting electrodes 15b are reflecting members for performing reflecting display by using surrounding light. Minute irregularities are formed on a surface of the layer insulating film 51 so as

to control a direction of reflected light of the reflecting electrodes 15b.

[0117] Further, respective reflecting electrodes 15b are conducted via contact holes 52 provided on the layer insulating film 51 to the drain electrode 50. That is, a voltage which is applied by the data electrode 49 and is controlled by the TFT 14 is applied from the drain electrode 50 via the contact hole 52 to the display electrode 15, and the liquid crystal 17 is driven by a voltage between the reflecting electrode 15b and the counter electrode 16. The auxiliary capacitance electrode pad 15a and the reflecting electrode 15b are conducted to each other, the liquid crystal 17 exists between the reflecting electrode 15b and the counter electrode 16. In this way, the auxiliary capacitance electrode pad 15a and the reflecting electrode 15b make up the display electrode 15. In a case of a transmitting liquid crystal display device, transparent electrodes which are provided so that they correspond to the foregoing electrodes are used as picture elements electrodes.

[0118] Further, in the liquid crystal panel 2, as shown in FIG. 18 which is a top view of a lower portion with respect to the liquid crystal 17 of FIG. 17, scanning lines G(j) which supply a scanning signal to the gate 45 of the TFT 14 and signal lines S(l) which supply a data signal to the data electrode 49 of the TFT 14 are provided so that they cross at right angle on the matrix substrate 11. Further, auxiliary capacitance wirings 53 are provided as auxiliary capacitance electrodes which form auxiliary capacitances of picture elements between respective auxiliary capacitance electrode pads 15a. The auxiliary capacitance wirings 53 are provided in parallel with the scanning lines G(j) on the matrix substrate 11 so that the auxiliary capacitance wiring 53 faces the auxiliary capacitance electrode pad 15a with the gate insulating film 46 provided therebetween. As long as the auxiliary capacitance wirings 53 are provided away from the scanning lines G(j), the auxiliary capacitance may be arranged in other manners. Note that, a portion of the reflecting electrodes 15b is omitted so as to clarify the positioning relation between the auxiliary capacitance electrode pads 15a and the auxiliary capacitance wirings 53 in FIG. 18. Further, the irregularities formed on the surface of the layer insulating film 51 of FIG. 17 are not shown in FIG. 18.

[0119] In the reflecting active matrix type liquid crystal display device as described above, back light which consumes extremely much power is not required. Thus, even when a high-speed refresh display mode which can realizes an animation display and a low-speed refresh mode which is to save power are switched as required in the reflecting active matrix type liquid crystal display device used suitably in portable data terminals including a cellular phone, so that it is possible to largely reduce the flicker which is likely to occur in the liquid crystal display device.

[0120] Further, the active matrix type display device and its driving method of the present invention may be

arranged so that voltage switching means corresponding to an applying-storing period is provided, and voltage setting means for setting d.c. voltage is provided, and a current flows in only the selected voltage setting means. Arranged in this way, a current does not flow in the voltage setting means which is not selected. Thus, power is not consumed by resistance of the voltage setting means.

[0121] Further, in the display device and the driving method, a.c. voltage is used as the common voltage or the signal voltage, and a mean potential of an amplitude of the a.c. voltage may be varied as the level in every applying-storing period of a different length. When the common voltage or the signal voltage is a.c. in this way, an effective value of a driving voltage is changed also by varying the mean potential of an amplitude (level). Alternatively, a.c. voltage may be used as the common voltage, and amplitude of the a.c. voltage may be varied by the amplitude varying means in every applying-storing period of a different length. In this way, the effective value of the driving voltage is changed also by varying amplitude of the common voltage of a.c., and amplitude is set to be comparatively large when the applying-storing period is long, so that it is possible to compensate a drop of the stored driving voltage. The drop of the stored driving voltage is brought about by a leak of a charge from the storage capacitor due to an operation characteristic of the active element. Thus, it is possible to obtain an effect that the quality of a displayed image can be improved.

[0122] When the signal voltage is varied, the level may be varied with respect to only one of the polarities of the signal voltage which are reversed to the other polarity in every adjacent applying-storing period, and the level may be varied with respect to the both polarities of the signal voltage.

[0123] In the driving method, after the scanning period in which the signal voltage is applied to the display electrode of one screen, it is preferable that a non-scanning period, longer than the scanning period, in which the signal voltage is not applied. By this, the scanning is not performed in the non-scanning period, so that it is possible to cease a driving-related circuit. Therefore, it is possible to reduce power consumption. Further, when a period in which the storage capacitor maintains a voltage is long, an imbalance of the stored voltage occurs between positive and negative polarities due to a leak characteristic of the TFT etc. In order solve the problem, the common voltage or the level of the signal voltage is varied, so that it is possible to avoid the occurrence of such an imbalance.

[0124] In the driving method, it is preferable that the active matrix type display device is a reflecting active matrix type liquid crystal display device including a reflecting electrode in the display electrode. Thus, even when a high-speed refresh display mode which can realizes an animation display and a low-speed refresh mode which is to save power are switched as required

in the reflecting active matrix type liquid crystal display device used suitably in portable data terminals including a cellular phone, it is possible to largely reduce the flicker which is likely to occur in the liquid crystal display device.

[0125] The invention being thus described, it will be obvious that the same way may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.

15 Claims

1. A driving method of an active matrix type display device which includes plural display electrodes(15) provided in a matrix manner, a counter electrode (16) which is provided so that the counter electrode (16) faces the display electrodes(15) and a common voltage is applied to the counter electrode (16), an active element(14) for applying a signal voltage to the display electrodes(15) when a scanning line (G(j)) is selected, a storage capacitor (CLC) for storing a driving voltage which is determined by the signal voltage applied to the display electrodes(15) and the common voltage applied to the counter electrode(16), wherein
a level of the common voltage is varied according to a length of an applying-storing period for applying the signal voltage and storing the driving voltage.
2. The driving method of the active matrix type display device set forth in claim 1, wherein plural d.c. voltages are used as the common voltage so as to switch the d.c. voltages in every applying-storing period of a different length.
3. The driving method of the active matrix type display device set forth in claim 1, wherein an a.c. voltage is used as the common voltage so as to vary a level of a mean potential of an amplitude of the a.c. voltage in every applying-storing period of a different length.
4. The driving method of the active matrix type display device set forth in claim 1 or claim 3, wherein an a.c. voltage is used as the common voltage so as to vary an amplitude of the a.c. voltage in every applying-storing period of a different length.
5. A driving method of an active matrix type display device which includes plural display electrodes(15) provided in a matrix manner, a counter electrode (16) which is provided so that the counter electrode (16) faces the display electrodes(15) and a com-

mon voltage is applied to the counter electrode(16), an active element(14) for applying a signal voltage to the display electrodes(15) when a scanning line (G(j)) is selected, a storage capacitor(CLC) for storing a driving voltage which is determined by the signal voltage applied to the display electrodes(15) and the common voltage applied to the counter electrode(16), wherein

a level of the signal voltage is varied according to a length of an applying-storing period for applying the signal voltage and storing the driving voltage.

6. The driving method of the active matrix type display device set forth in claim 5, wherein plural d.c. voltages are used as the signal voltage so as to switch the d.c. voltages in every applying-storing period of a different length.

7. The driving method of the active matrix type display device set forth in claim 5, wherein a level of the signal voltage is varied with respect to only one of the polarities of the signal voltage which are reversed in every adjacent applying-storing period.

8. The driving method of the active matrix type display device set forth in claim 5, wherein a level of the signal voltage is varied with respect to both polarities of the signal voltage which are reversed in every adjacent applying-storing period.

9. The driving method of the active matrix type display device set forth in claim 5, wherein an a.c. voltage is used as the signal voltage so as to vary a level of a mean potential of an amplitude of the a.c. voltage in every applying-storing period of a different length.

10. The driving method of the active matrix type display device set forth in claim 5 or claim 9, wherein an a.c. voltage is used as the signal voltage so as to vary an amplitude of the a.c. voltage in every applying-storing period of a different length.

11. The driving method of the active matrix type display device set forth in any one of claim 1 to claim 10, wherein after a scanning period in which the signal voltage is applied to the display electrodes(15) of one screen, a non-scanning period, longer than the scanning period, in which the signal voltage is not applied is provided.

12. The driving method of the active matrix type display device set forth in any one of claim 1 to claim 11, wherein said active matrix type display device is a reflecting active matrix type display device including reflecting electrodes(15b) in the display electrodes(15).

5 13. An active matrix type display device comprising plural display electrodes(15) provided in a matrix manner; a counter electrode(16) which is provided so that the counter electrode(16) faces the display electrodes(15) and a common voltage is applied to the counter electrode(16); an active element (14) for applying a signal voltage to the display electrodes(15) when a scanning line(G(j)) is selected; a storage capacitor(CLC) for storing a driving voltage which is determined by the signal voltage applied to the display electrodes(15) and the common voltage applied to the counter electrode(16), wherein said active matrix type display device comprising:

level varying means(5, 22, 23) for varying a level of the common voltage according to a length of an applying-storing period in which the signal voltage is applied and the driving voltage is stored.

15 14. The active matrix type display device set forth in claim 13, wherein said level varying means(5) includes voltage switching means(5c, 5i) by which plural d.c. voltages as the common voltage are switched in every applying-storing period of a different length.

20 15. The active matrix type display device set forth in claim 13, wherein said level varying means(22, 23) varies a level of a mean potential of an amplitude of an a.c. voltage as the common voltage in every applying-storing period of a different length.

25 16. The active matrix type display device set forth in claim 13 or claim 15, wherein said level varying means(23) includes amplitude varying means(23f) which varies an amplitude of an a.c. voltage as the common voltage in every applying-storing period of a different length.

30 17. An active matrix type display device comprising plural display electrodes(15) provided in a matrix manner; a counter electrode(16) which is provided so that the counter electrode(16) faces the display electrodes(15) and a common voltage is applied to the counter electrode(16); an active element(14) for applying a signal voltage to the display electrodes (15) when a scanning line(G(j)) is selected; a storage capacitor(CLC) for storing a driving voltage which is determined by the signal voltage applied to the display electrodes(15) and the common voltage applied to the counter electrode, wherein said active matrix type display device comprising:

level varying means(7, 9, 21) for varying a level of the signal voltage according to a length of an applying-storing period in which the signal voltage is applied and the driving voltage is stored.

35 18. The active matrix type display device set forth in claim 17, wherein said level varying means(7) in-

40

45

50

55

cludes voltage varying means(7e, 7f, 7o, 7p) by which plural d.c. voltages as the signal voltage are switched in every applying-storing period of a different length.

5

19. The active matrix type display device set forth in claim 14 or claim 18, wherein said voltage switching means(5, 7) is provided so as to correspond itself to the applying-storing period, and includes voltage setting means (5a, 5b, 5e to 5h, 7r to 7u) for setting the d.c. voltages, and applies a current only to a selected voltage setting means. 10
20. The active matrix type display device set forth in claim 17, wherein said level varying means(7) varies a level of the signal voltage with respect to only one of the polarities of the signal voltage which are reversed in every adjacent applying-storing period. 15
21. The active matrix type display device set forth in claim 17, wherein said level varying means(9) varies a level of the signal voltage with respect to both polarities of the signal voltage which are reversed in every adjacent applying-storing period. 20
22. The active matrix type display device set forth in claim 17, wherein said level varying means(21) varies a level of a mean potential of an amplitude of an a.c. voltage as the signal voltage in every applying-storing period of a different length. 25 30
23. The active matrix type display device set forth in claim 17 or claim 22, wherein said level varying means(21) includes amplitude varying means(21g) which varies an amplitude of an a.c. voltage as the signal voltage in every applying-storing period of a different length. 35

40

45

50

55

FIG. 1




FIG. 2




FIG. 3 (a)




FIG. 3 (b)




FIG. 4




FIG. 5




FIG. 6 (a)




FIG. 6 (b)




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19

PRIOR ART





FIG. 20



PRIOR ART
FIG. 21





FIG. 22





(19)

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 1 195 741 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
17.03.2004 Bulletin 2004/12

(51) Int Cl.7: G09G 3/36

(43) Date of publication A2:
10.04.2002 Bulletin 2002/15

(21) Application number: 01123766.6

(22) Date of filing: 04.10.2001

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 06.10.2000 JP 2000308394

(71) Applicant: SHARP KABUSHIKI KAISHA
Osaka 545-8522 (JP)

(72) Inventors:
• Yanagi, Toshihiro
Taki-gun Mie 519-2157 (JP)


• Kumada, Kouji
Tenri-shi, Nara 632-0072 (JP)
• Ohta, Takashige
Yamatokoriyama-shi, Nara 639-1124 (JP)
• Mizukata, Katsuya
Shijonawate-shi, Osaka 575-0013 (JP)

(74) Representative: Müller - Hoffmann & Partner
Patentanwälte,
Innere Wiener Strasse 17
81667 München (DE)

(54) Active matrix type display device and a driving method thereof

(57) In an active matrix type display device, a signal voltage is applied from a signal line driving circuit via an active element such as a TFT to display electrodes on a matrix substrate, and a common voltage is applied to a counter electrode on a facing substrate so that the common voltage is shared by respective display cells. A level of the common voltage is switched in every refresh period of a different length. Thus, it is possible to appropriately set a value of the common voltage which is a reference for specifying an effective voltage of positive polarity and an effective voltage of negative polarity according to the refresh periods. As a result, even when the refresh periods of a different length exist in a mixed manner, it is possible to equalize the effective voltage of positive polarity and the effective voltage of negative polarity so as to suppress an occurrence of a flicker.

FIG. 1





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 01 12 3766

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	US 5 892 494 A (YOSHIDA TOSHIHIKO ET AL) 6 April 1999 (1999-04-06) * column 7, line 21-46 * * column 11, line 31 - column 12, line 17 * * column 12, line 57-59 * * column 13, line 18-46 * * column 14, line 1 - column 15, line 2 * --- PATENT ABSTRACTS OF JAPAN vol. 017, no. 619 (P-1644), 15 November 1993 (1993-11-15) & JP 05 196914 A (SHARP CORP), 6 August 1993 (1993-08-06) * abstract * --- US 5 945 972 A (FUJIWARA HISAO ET AL) 31 August 1999 (1999-08-31) * column 5, line 53-58 * ----	1-23	G09G3/36
X		2,14	
A		11	
TECHNICAL FIELDS SEARCHED (Int.Cl.7) G09G			
The present search report has been drawn up for all claims			
Place of search	Date of completion of the search	Examiner	
THE HAGUE	12 January 2004	van Wesenbeeck, R	
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background C : non-written disclosure P : intermediate document			

ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.

EP 01 12 3766

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

12-01-2004

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 5892494	A	06-04-1999	JP	2643100 B2	20-08-1997
			JP	8184809 A	16-07-1996
JP 05196914	A	06-08-1993	NONE		
US 5945972	A	31-08-1999	JP	9212140 A	15-08-1997
			KR	242743 B1	01-02-2000